

NEHRU COLLEGE OF ENGINEERING AND RESEARCH CENTRE (NAAC Accredited)



(Approved by AICTE, Affiliated to APJ Abdul Kalam Technological University, Kerala)

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

COURSE MATERIALS



CS 207 ELECTRONIC DEVICES & CIRCUITS

VISION OF THE INSTITUTION

To mould true citizens who are millennium leaders and catalysts of change through excellence in education.

MISSION OF THE INSTITUTION

NCERC is committed to transform itself into a center of excellence in Learning and Research in Engineering and Frontier Technology and to impart quality education to mould technically competent citizens with moral integrity, social commitment and ethical values.

We intend to facilitate our students to assimilate the latest technological know-how and to imbibe discipline, culture and spiritually, and to mould them in to technological giants, dedicated research scientists and intellectual leaders of the country who can spread the beams of light and happiness among the poor and the underprivileged.

ABOUT DEPARTMENT

♦ Established in: 2002

♦ Course offered: B.Tech in Computer Science and Engineering

M.Tech in Computer Science and Engineering

M.Tech in Cyber Security

♦ Approved by AICTE New Delhi and Accredited by NAAC

◆ Affiliated to the University of A P J Abdul Kalam Technological University.

DEPARTMENT VISION

Producing Highly Competent, Innovative and Ethical Computer Science and Engineering Professionals to facilitate continuous technological advancement.

DEPARTMENT MISSION

- 1. To Impart Quality Education by creative Teaching Learning Process
- 2. To Promote cutting-edge Research and Development Process to solve real world problems with emerging technologies.
- 3. To Inculcate Entrepreneurship Skills among Students.
- 4. To cultivate Moral and Ethical Values in their Profession.

5.

PROGRAMME EDUCATIONAL OBJECTIVES

- **PEO1:** Graduates will be able to Work and Contribute in the domains of Computer Science and Engineering through lifelong learning.
- **PEO2:** Graduates will be able to Analyse, design and development of novel Software Packages, Web Services, System Tools and Components as per needs and specifications.
- **PEO3:** Graduates will be able to demonstrate their ability to adapt to a rapidly changing environment by learning and applying new technologies.
- **PEO4:** Graduates will be able to adopt ethical attitudes, exhibit effective communication skills, Teamworkand leadership qualities.

PROGRAM OUTCOMES (POS)

Engineering Graduates will be able to:

- 1. **Engineering knowledge**: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
- 2. **Problem analysis**: Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
- 3. **Design/development of solutions**: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
- 4. **Conduct investigations of complex problems**: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- 5. **Modern tool usage**: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
- 6. **The engineer and society**: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- 7. **Environment and sustainability**: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
- 8. **Ethics**: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- 9. **Individual and team work**: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
- 10. **Communication**: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
- 11. **Project management and finance**: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
- 12. **Life-long learning**: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

PROGRAM SPECIFIC OUTCOMES (PSO)

PSO1: Ability to Formulate and Simulate Innovative Ideas to provide software solutions for Real-time Problems and to investigate for its future scope.

PSO2: Ability to learn and apply various methodologies for facilitating development of high quality System Software Tools and Efficient Web Design Models with a focus on performance

optimization.

PSO3: Ability to inculcate the Knowledge for developing Codes and integrating hardware/software products in the domains of Big Data Analytics, Web Applications and Mobile Apps to create innovative career path and for the socially relevant issues.

COURSE OUTCOMES

CO1	To introduce to the students the fundamental concepts of electronic devices and circuits for engineering applications.
CO2	To develop the skill of analysis and design of various analog circuits using electronic devices
CO3	To provide comprehensive idea about working principle, operation and applications of electronic circuits
CO4	To equip the students with a sound understanding of fundamental concepts of operational amplifiers
CO5	To expose to the diversity of operations that operational amplifiers can perform in a wide range of applications
CO6	To expose to a variety of electronic circuits/systems using various analog ICs

MAPPING OF COURSE OUTCOMES WITH PROGRAM OUTCOMES

	PO	PO	РО	PO	PO	PO	PO	PO	РО	P	PO	PO
	1	2	3	4	5	6	7	8	9	0	11	12
										1 0		
CO1	3		3	2	2	2			2			
CO2	3	3	3	2	2	2			2	,		
CO3	3	3	3	2	2	2			2			
CO4	3	3	3	2	2	2			2			
CO5	3	3	3	2	2	2			2			
CO6	3	3	3	2	2	2			2			

Note: H-Highly correlated=3, M-Medium correlated=2, L-Less correlated=1

PSO MAPPINGS ALSO NEEDS TO INCLUDE

CO'S	PSO1	PSO2	PSO3
C205.1	3	3	2
C205.2	3	3	2
C205.3	3	3	2
C205.4	3	3	2
C205.5	3	3	2
C205.6	3	3	2

SYLLABUS

Course code	Course Name	L-T-P -Credits	Year of Introduction
CS207	ELECTRONIC DEVICES & CIRCUITS	3-0-0-3	2016

Pre-requisite: BE101-04 Introduction to Electronics Engg.

Course Objectives:

- To introduce to the students the fundamental concepts of electronic devices and circuits for engineering applications
- To develop the skill of analysis and design of various analog circuits using electronic devices
- To provide comprehensive idea about working principle, operation and applications of electronic circuits
- To equip the students with a sound understanding of fundamental concepts of operational amplifiers
- To expose to the diversity of operations that operational amplifiers can perform in a wide range of applications
- To expose to a variety of electronic circuits/systems using various analog ICs

Syllabus

RC Circuits, Diode Circuits, Regulated power supplies, Field effect transistor, DC analysis of BJT, RC Coupled amplifier, MOSFET amplifiers, Feedback amplifiers, Power amplifiers, Oscillators, Multivibrators, Operational Amplifier and its applications, Timer IC.

Expected Outcome:

Students will be able to

- explain, illustrate, and design the different electronic circuits using electronic components
- design circuits using operational amplifiers for various applications

Text Books:

- 1. David A Bell, Electronic Devices and Circuits, Oxford University Press, 2008
- Salivahanan S. and V. S. K. Bhaaskaran, Linear Integrated Circuits, Tata McGraw Hill, 2008

References:

- Neamen D., Electronic Circuits, Analysis and Design, 3/e, TMH, 2007
- Robert Boylestad and L Nashelsky, Electronic Devices and Circuit Theory, Pearson.
- 3. Bogart T. F., Electronic Devices Circuits, 6/e, Pearson, 2012.
- 4. Maini A. K. and V. Agrawal, Electronic Devices and Circuits, Wiley India, 2011.
- 5. K.Gopakumar, Design and Analysis of Electronic Circuits, Phasor Books, Kollam, 2013
- 6. Millman J. and C. Halkias, Integrated Electronics, 2/e, McGraw-Hill, 2010.

	Course Plan			
Module	Contents	Hou 1'S (40)	Sem Exam Marks	
1	Wave shaping circuits: Sinusoidal and non-sinusoidal wave shapes, Principle and working of RC differentiating and integrating circuits, Conversion of one non-sinusoidal wave shape into another. Clipping circuits - Positive, negative and biased clipper.	5	15%	
	Clamping circuits - Positive, negative and biased clamper. Voltage multipliers- Voltage doubler and tripler. Simple sweep circuit using transistor as a switch.			
2	Regulated power supplies: Review of simple zener voltage regulator, Shunt and series voltage regulator using transistors, Current limiting and fold back protection, 3 pin regulators-78XX and 79XX, IC 723 and its use as low and high voltage regulators, DC to DC conversion, Circuit/block diagram and working of SMPS.	4	15 %	
	Field effect transistors: JFET – Structure, principle of operation and characteristics, Comparison with BJT. MOSFET- Structure, Enhancement and Depletion types, principle of operation and characteristics.	_3		
	FIRST INTERNAL EXAM			
3	Amplifiers: Introduction to transistor biasing, operating point, concept of load line, thermal stability, fixed bias, self bias, voltage divider bias. Classification of amplifiers, RC coupled amplifier - voltage gain and frequency response. Multistage amplifiers - effect of cascading on gain and bandwidth. Feedback in amplifiers - Effect of negative feedback on amplifiers. MOSFET Amplifier- Circuit diagram and working of common source MOSFET amplifier.	7	15 %	

4	Oscillators: Classification, criterion for oscillation, analysis of Wien bridge oscillator, Hartley and Crystal oscillator. Non-sinusoidal oscillators: Astable, monostable and bi-stable multivibrators using transistors (Only design equations and working of circuit are required, Analysis not required).	5	15 %
	SECOND INTERNAL EXAM		
5	Operational amplifiers: Differential amplifier, characteristics of op-amps(gain, bandwidth, slew rate, CMRR, offset voltage, offset current), comparison of ideal and practical op-amp(IC741), applications of op-amps- scale changer, sign changer, adder/summing amplifier, subtractor, integrator, differentiator, Schmitt trigger, Wien bridge oscillator.	8	20 %
6	Integrated circuits: Active filters – Low pass and high pass (first and second order) active filters using op-amp with gain (No analysis required). D/A and A/D convertors – important specifications, Sample and hold circuit. Binary weighted resistor and R-2R ladder type D/A convertors. (concepts only). Flash, dual slope and successive approximation type A/D convertors. Circuit diagram and working of Timer IC555, astable and monostablemultivibrators using 555.	8	20 %

Question Paper Pattern:

- 1. There will be five parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks: 12
 - Four questions each having 3 marks, uniformly covering module I and II; All four questions have to be answered.
- 3. Part B
 - a. Total marks: 18
 - <u>Three</u> questions each having <u>9</u> marks, uniformly covering module I and II;
 <u>Two</u> questions have to be answered. Each question can have a maximum of three subparts
- 4. Part C
 - a. Total marks: 12
 - Four questions each having 3 marks, uniformly covering module III and IV;
 All four questions have to be answered.
- 5. Part D
 - a. Total marks: 18
 - Three questions each having 9 marks, uniformly covering module III and IV;
 Two questions have to be answered. Each question can have a maximum of three subparts
- 6 Part E
 - a. Total Marks: 40
 - <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; four questions have to be answered.
 - c. A question can have a maximum of three sub-parts.
- There should be at least 60% analytical/numerical/design questions.

QUESTION BANK

MODULE I

Q:NO:	QUESTIONS	CO	KL	PAGE NO:
1	Describe about non-linear wave shaping.	CO1	K2	1
2	Discuss about non-linear network.	CO1	К3	3
3	List out the applications of voltage comparator.	CO1	К3	4
4	Explain the operation of positive clamper (Negative peak clamper).	CO1	K2	7
5	Explain the operation of negative clamper (positive peak clamper).	CO1	K2	8
6	Explain the working of RC low pass filter, how it can be act as an integrator.	CO1	K2	3
7	Explain the working of RC high pass filter, how it can be act as an differentiator.	CO1	K2	4
8	Explain about Sweep circuits? Explain the working of a simple sweep circuit using transistor as a switch with relevant sketches.	C01	К2	12
9	Explain the working of Voltage Doubler/Tripler/Quadruppler with help of a neat sketch.	CO1	K2	10
10	Explain the working of Clamper Circuits with Diagrams.	C01	K2	8
11	Explain the working of Clipping Circuits with Diagrams.	C01	K2	7

MODULE II					
1	Expain unregulated power supply is not good ?enough for many applications in electronics?	CO2	K2	13	
2	Discuss about series voltage regulators are called Linear voltage regulators?	CO2	K2	22	
3	List out the limitations of series Voltage regulators?	CO2	К3	20	
4	Explain why BJT is called bipolar device while FETs are called Unipolar device?	CO2	K4	21	
5	Draw the circuit diagram of Zener-voltage regulator and explain how line & Load regulation is achieved in the circuit.	CO2	К3	12	
6	Explain with diagram the fold back current limiting circuit.	CO2	K2	25	
7	Explain how short circuit & overload protection is achieved in series voltage regulators.	CO2	K2	26	
8	Explain with sketches the working of IC 723 as Low & high Voltage regulator.	CO2	K2	32	
9	Draw the block diagram & Explain 3 terminal voltage regulators.	CO2	K4	33	
10	Explain with diagram the functioning of SMPS.	CO2	K2	35	
11	Define pinch -off voltage of a JFET and explain its significance?	CO2	K1	32	
12	Draw the Structural diagram of MOSFET and explain its operation.	CO2	K2	36	
13	Draw the Structural diagram of N- Channel JFET and explain its operation.	CO2	K2	37	
	MODULE III				
1	Define Stability factor & derive the general expression for stability factor.	C03	K1	53	
2	Discuss about multistage amplifier circuit?	CO3	К3	62	
3	Explain about cascaded amplifiers? Explain the	CO3	K2	63	

	effect of cascading on Gain & Bandwidth.			
4	Draw fixed Biased circuit & derive its Stability factor.	CO3	К3	54
5	Expain about voltage divider bias circuit.Derive the expression for stability factor	CO3	K4	55
6	Expain about dc load and ac load line	CO3	K2	56
7	Expalin detail about multistage amplifiers	CO3	K2	67
8	Draw the neat diagram of common source amplifier with neat diagram	CO3	К3	67
9	Expain about effect of negative feed back on amplifier	CO3	K2	68
10	Draw the circuit dagram of direct coupled amplifier,Explain its working	CO3	К3	69
	MODULE IV			
1	Draw the circuit & explain the working of Wein bridge oscillator. Also derive its frequency of operation.	CO4	К3	78
2	Explain the concept involved in crystal oscillator with its characteristics?	CO4	К2	78
3	Explain Bistable Multivibrator	CO4	K2	85
4	Explain about collector coupled Astable Multivibrator	CO4	K2	86
5	Explain emitter coupled Astable Multivibrator	CO4	K2	87
6	Draw and explain a one-shot circuit.	CO4	K2	86
7	Discuss the conditions for sustained oscillator or what is Barkhausen criterion?	CO4	К3	77
8	List out the classifications of Oscillators?	CO4	К3	76

9	Explain types of feedback oscillators?	CO4	K2	77
10	List the conditions for oscillation?	CO4	K2	78
11	Define Piezoelectric effect.	CO4	K1	85
12	Explain Miller crystal oscillator? Explain its operation.	CO4	K2	86
	MODULE V			
1	Compare ideal and practical Op-Amp parameters	CO5	К3	94
2	Explain Slew Rate & what causes slew rate.	CO5	K2	95
3	Explain the application Op-Amp as Sign Changer & Scale Changer.	CO5	К3	96
4	Write Notes on Integrator & Differentiator using Op-Amp.	CO5	К3	97
5	Explain the application Op-Amp as Summing & Difference Amplifier	CO5	K2	98
6	Draw and explain Schmitt trigger Using Opamp	CO5	К3	104
7	Draw the circuit diagram of Wien bridge oscillator Using Op amp & Explain its operation.	CO5	К3	108
	MODULE VI			
1	List-out the Advantages & Disadvantages of Active filters over Passive filters.	C06	К3	110
2	Explain about Butterworth filters? Explain its Ist order LP & HP filters.	C06	K2	111
3	Draw and explain 2nd order Butterworth LPF & HPF	CO6	K2	114
4	Explain with a diagram the principle of working of Sample & Hold Circuit.	CO6	K2	115
5	List out the specifications of Digital to Analog Converters	C06	К3	118

6	Explain the working of Dual slope ADC with the	CO6	K2	120
	help of a Diagram			
7	Explain the working of SAR & Flash type ADCs	CO6	K2	121
	with the help of a Diagram			
9	Draw the Functional block Diagram of 555	CO6	К3	129
	Timer IC and Explain its operation as Astable-			
	Multi vibrator.			
10	Draw the Diagram of Monostable Multi-	CO6	КЗ	130
	vibrator using 555 IC and explain its operation			
11	Design a Butterworth LPF having Cutoff	CO6	K5	132
	frequency of 2 KHz and pass band gain of 2.5			
12	Design a second order LPF at cutoff frequency	CO6	K5	134
	1KHz			
13	Determine the resolution of	CO6	K5	134
	a). 6 Bit DAC			
	b). 12 Bit DAC in terms of percentage			
14	Design a 4 bit weighted Resistor DAC whose	CO6	K5	135
	full scale output voltage is -5V.logic levels are			
	1= +5V; 0= -5V.What is the output voltage			
	when input voltage is 1101			
15	An 8 bit DAC produce Vout = 0.05V for a Digital	CO6	K5	135
	input of 00000001.Find full scale output. What			
	is its resolution. What is output for an input of			
	00101010			

APPENDIX 1	
CONTENT BEYOND THE SYLLABUS	
TOPIC	PAGE NO:


.

S:NO;

1

PCB DESIGN


139



: WAVE SHAPING CIRCUITS:

Pinnoidel & Non. Sinnoidel Dave Braper:


A d'in coave on d'invaid és à mallimaticel luve their densities à moots repetative describes à l'une as the independent des l'a d'invaided. It variable. A comme wave ou a d'invaided. It variable. A comme wave ou a d'invaided by 90°. Les the same form best it has been pleu Phillip by 90°.




yas= A Piner

A = Angelende es = Angeler Jupeney.

A non Sinusial Waveform in on that is not a Oin wave. and on Enamphs see Evangular, but anywher






T 2 10 20

Ochfenslide & Wagneting Christ:

Offerwhiting Creat:

A Cirwit in which of vollage is directly proportional to the derivative of input is known es differentiating Crawit.

A differentiating chr is a simple le coust esteu mi op is teres acconstité residér R. estate la de or consert input is apprised à seux a chr. Mi op will be zon.



hordre to retieve good dessentation the following line Conditions Chowled be Vehrefied.

- 1. The Time Constable RC of the should be much small should be much so small single source in on more limit
- 2 The volue of Xc showly be 10 or now him.

 Geodei Mass R of operating Supersy. Xc > LOR.

 Fulfilled has conditions the op quality of supers.

dervolver of his input college of it is is consession

a capacitan co dy = 9 (2) = 9 CVe Bine capartirei Reldonce is much legerthes Ri è/o vollege construor consideres equal la copasibr Ve = Vi e d Vin RC allin Vo= iR when ip is Oguse were when yo jed in aque wave of consist of sharp ranco pula. Daving o'c part of input wave amplifiede charges aboutly and him differentiated of will be charp pale drains const part de épart de sont du zero. was Elp is Enonquer were:

RC integrator Ciruit:

peoportroiel la inlegiel of input in knows es an inlegieling ciruit

i Ru (input)

i W

VR

Vi

VR

In Grow to ochive good integrations

1. The limi contr. RC Browth be very leag company
to lime period of input wave

2. The volume of RI Should be to on more limits $R \ge 10 \times c$.

Bine R>> 8c VR: Ve

 $\frac{V_R}{R} = \frac{V_c}{R}$ change 8 00 Capacilor 8: \id-8/p Vollage Vo= 2 = = Vo of Tride When ilp is Ognen wave: when input led in Oquer ware, ofp will be luanques wave. On integration meens Cammation; .: 0/p ware form will be sum of input warren or any instant This Ulam in Rees our to and goes on ineversing tell et becomes meximum et c. D'I'll this Gammaliss goes on deereling to the onser of -ve movement cb of input.

The second second A Transfer distributions. Large M. Little No demokel were There into another 1. (5年) Y 11. (625.5) Interestin tempeda com (almerkin Coulogs come DUMAN STILL BOOK

A were Sheping Crewb which contable the shape of op wan form by emony on clipping a poulos ed aprilied wave is known a clipping acount. Hay wave entre is an aramph for dippin

* According to logignetos ched:

- Sevy Abode elipper

- Shunt or parallel avode dippur


- Combinessés. of diode, Resistance & pour Peoples.

Kep point: When a doch is connected in Sever DIE that load Oach Chr is called Sever clapper. a who that glode às connelled ou à brench assert às parelled to the load it is called Perally elepter.


Positive Coppus:


JJJJJJJJ


A cripper which removes that the hard cycle of input vollages in called the clippon:



alles the colp is possive about I is Revent brand and of lemon keto, a the hay lyon in disprey of Owing - re herjeyer of orgest goods in forward brand and we have even appear amon of.







-

9

3


-

-

The champing Meliosis is one the will champe of the champing the level, the newson must bet have a capably to introduce it can also employ an independent of Capaply to introduce it can also employ an independent of Capaply to introduce it can also employ an independent of Capaply to introduce it can also entered of the can adoptional obificial obificial obificial obificial obifical obificial o

to it enterposed better the general such that told vollage Ground of the series of the point such that the series of the series

David - Le Ley Cycle of Engar Ginz wave diode Conduction of Coparlin Charge to Vm 2015 the polarity of light and coparlin Charge the Ley cycle the Caparlin Commit Order of coparling discharge Gine about downer conduct. Then Caparling also are all tower of Vm volls Commuted in Gairy 2016 and or a Gairy 2016 are of a Comme of Vm volls commeted in Gairy 2016 and Them The Off vollage caste Deputing of Von Vort Vm Janor



vollage multiples is a court that procume a de vollège agres les on more peab delerpre or serifier. Rollede, wallibrer Jound, abustrappen en the ohm Ligh vollage with low Charant ex Reguled Over as piction tube to Recover Osvillations

A vollage multiplee en an electrical est that convention AC electived power from a lower Vollage la a hogher oc vollege by mening capculate and abodes combined ento a Milwado.

Depending on Ofp Hollage Mulliphen can be

* Vollege Teipphere


Vollage Gradenpler.

: VOLTAGE DOUBLERS:

A vollège doubles produces à de vollège almost livice su sem value of input ac vollage.
Vollage doubles can be of two hypes Vollege => Hay wave Kollegi Doubler_ => Full wave vollage doubles.

Hay wave vollege boublest:


Figure Onows ekt for HW vollagi double duing the Lay Cycle of 20 vollage, D, conducts and DI is cut off Now capaciton of changes to pieto earlyed vollage Um, with polanty shows in figure During - ve hell after copacited 2° vollege: comes in Steven with volleger person copacited of Thus le will fry to cheese le winds =2 ym Black drode D2 acts as Bhost droving - ve help cy cor ces ces dum the collegis ground the our side to op.



H.W Vollege Boubler


In figur cepauloi G will dunhaige drung - le Lopi cycle Agars 10 the Loy cycle, it blacks chaqing. Thus his Hw vollage doubles Baproley his vollage to the Local in one helf cycles.


Full wave Vollagi Doubles



Figur Phows FW Vollege Regulation. During -11
Mi the help Cycle of 1º vollege docke Di Conduction Cherging C1 to peak vollege Vn. At this time D2 conduction of non-conducting. During -ve key cycle D2 conductions charging C2 to Vm. with polarity as marked, while charging C2 to Vm. with polarity as marked, while charging C2 to Vm. with polarity as marked, while charging C2 to Vm. with polarity as marked, while charging C2 to Vm. with polarity as marked, while capables of a C2 are in Series, first of vollage of a capables of a C2 are in Series, first of vollage of vollage vollage vollage approximately 2 vm. This with a cacalled full wome of blus of expectation vollage doubles because one of the open capable or being charged during each help cycle of input vollage.

Vollegi Teippler | Gradeupples






REGULATED POWER Supplies:

Kenis Vollege Regulation:

Renn about Volleges regulated in a Christ-Regulation became Reservice in consected in prealled exist load. The revisional Res in cuest to limit Consent is the cett Regulated op vollege in Obtained areas load Re



Vo: [Ro+Vz. -- a); Ro. Vs-Vz. -- (2)


lord vollage YL = Vr.

L: 12+1 --- (3)

From eqn (R) \Rightarrow Ru = $\frac{V_S - V_O}{I_{Z} + I_C}$

Remex = Nonex - Vo ILmin + Izmen.

Remin = Venox - Vo
Threat + Family



College Book Regulated college Dea Vo is kept Jined & Re a varied esting the decreen loss superat increase this court court be a decrees. .. Ve is cont. estes Re increen low Consunt dereney. Due to No Kenn Coscert increen. This egain keeps that velous of Elp consent & vollege deop secon & 2) contr : op vollage remain contr loca Republico Grepo es platea esto loca Charent or a exis of ob copped so down. Penentey engelelés: VAL - YFL × 100 V0 6016) . # It is a fixed vollege explanar & connor to mech adjustable. * Leeze pour gets élempeléel à voire, ensoloi R * lossesponding to large changes is local customs that costs to large changes is zone Consent. The evelle in large pour werlege

: Shurst Hollege Regulator Using Trompictors A shunst vollege equilebox using spo hamistai & Kenn dock à Orows. Rue is connected in The vollege actor local is fixed by zene diode and Oevies wills input Remidia base-emitter vollage Voc Vo= VZ+VBE = Vio- P. RSE Bine bols V2 & Vac amain nearly constant Voule remains consteat. y input volley inverse I will inverse and mused best Connect les should in intered collemni Consent Ic. keeping Ic constitor and their by Nour const. Reven Lappens when Capaly vollege develor Pe increus and when Re develor Pe increus and MG, cheremal Pc is Suppolied by decreen is I's good constraint Ic. .: I remain constraint Ve is content and : Vous is also mient Since Wis consent . Reverse Lappens when bood RC increases.

Á

· Perces Uslege Regulator.

(2)

Contiol - Rigulation Op in regulated Vollage Kliment Jampling Comparadoi Reference The bank homeelies of Olivis vollegé egulelai de Thous. The Sever element controllo the amount g'enpair vollage that get to op. The op Vollege ie Sampled by a Cher Men peovider feedback vollège to be compared la expanse vollège * y of vollage incluse the comparation the provides à control Oignel de canu duies control element To deven the amount of alp vollage. This by * y hur of vollege devien, hur comparelor det mandersing of vollège peovider à control signel la cense Sever control element to thereon this amount of op vollage. L'orilles follower Sever pan Regulation:

coofignation in known as pass transition because of the consent amplifying peoperty. I transition

Here their is sens doods is orall. and Hene their is bittle doop grow doods vollage tune appointable on ideal conditor vollage. There appointable on ideal conditor vollage. Francistan Q, iothe Oviv cooker) plansent and Erne vollage. The section is gothern. Recorded provides is follows. * It of vollege amount, invened box protter Vollage cours l'émissair Q, de condent more there by saising Op vollage - mainting of containt * If the ofp Vollegi inseries, the durient has by reducing of vollege. - mainting of p contract. Desir pan hamistar Vollege Regulatión. Yeur per limiter Contial Ro.

Contial Ro.

Contial Ro.

Contial Ro. Book and Hun the contiol orothogic lumition Q2: emplée leinnines in commented to -ve lumines of Gently Moigs zene doch

The vollege england employe the person -fudback to Vold of vollege simon constest. Q, is the part framerites became all local avon R2 is also inchem This came inchem to ensuent four Mouge et ben bies of P2; as a lunt B2 and Ic2 incluse. Dousing to constat, Po, decrees. Deven is best enauent of framillon. Que cause in care in collector - emille existence of Que. Pie cancer in enseen in Vois, and effecting that increase in Olp vollège. There ols rollège remains constent. Reven keppen when the op vollage decliese. * Controllée hémister deux Regerent with Overload * a Chart Cient protection. R5 = 12 In Q Vin Load terminels are shorted accidently a very lege assent oil for it cht; it may distroy hus pass liamister Q1.

codemil with prove Cussent Congres eter & edded to clearly signisted. The Current limiting extr consists of liamister to and resider R5. conseiled blo base and emitter of Po. With vormal local current de remains of because the vollege deep accour R5 is small. Under the condition extruorks nouncily. coins excersive local marent [exceeding 0.6=0] OI 6000A] The vollege deep evens R5 is enough to Lives ON latinister Q3. The collection consumt of 93. Jose théorge Re dureeing bese vollage of Q1. This lesults is reductos of conduction level of 91. There Justien increase in load auxunt is prevented touse désignéros reson pass l'amistes Pr= (Vin - VOE) ISL to told back Current Rimiting: ₹R, Vin

pours distiplies in Vision par transfer of while the pours distiplies in Vision par transfer of while the fold back out bound of a broad by Vollage obvious who of is a far the love consent. It flows things having her country deep establish. Thus Vollage of (Ichs+Vous) arts arrans (in a far) who. The vollage applied to bear of its country and is a country to bear of its country and in the vollage of the good in

VG3 = P= [SLR5+VOLY] = K. [SLR5+VOLY]

Notes = VB3 - Vous = & [I_R= + Vous] - Vous

V653 = K [LR5 + (R-1) Vont

Now if book extensis designed, lock consists of the source of the source


increase to a local could be surrence Very increase to a local content of gets Colombia. Now collected consent the bear consent for fulling duction in the collection no effect on Its. The colorigation local consent them is

Simma: Vers : (E-17) Vont

Beyond this point Noves deaps she to adjustion with bed entirant RC=0 Vout=0. Cor - Noca Should loss current for 10 much less than temps providing fold back content briting. lord residence Rc Of Cherent But : There Turninal Vollege Regulation: Vollage Rigulation can regulated de Elp vollage Block seprendation of 3-ferminal Vollage regulation.

Fined voltage enqualate to an emergented de éty -6-Voltage approved in one êty luminal enqualied of Vo of permised and sed luminal connected to 300 and.

Tixed the Vollege Pegalelies: [78xx Sever.]



Perica 18 enjundos provide find enjund volleges from 5 V 10 24 V. 12 7812 corporated Elp Vi is applied. fillient by capacita G and consolid to 10's M learning 10's our terminal possions eigenful +124. 34 learning our connected to ground.

1c part	Of Vollege Vo.
7805	+5
7806	t6/
7808	+ 8
	+10
7812	112
78 15	+ 15
78 18	+18
त्र २५	424

tu Vollago Regulators in Horrs Sever.


fixed	-ve	Vollegu	Regulatores:	ヲ9xx	Sevies
		• #/			

The Geria 79 xx provides -ve Volleger (segulded). At the provide eigensted of from -5 v to -24 v.

Pc part	Op Vollegi V
7905	-5
7906	-6
7908	-8
7909	-9
7912	-12
7915	-15
7918	- 18
7929	-24

: Adjurteble Vollegé Regulation:

IC 723



The total weeky can expland by dividing it into liso store Represent Voltage Generally land Erect configur In the expense Vollege Jenerlie , a Kenne doch in bus compilling to opened of a find point by a consider cultural Journal when come clay wis- as applifue to Senade a cont vollage of 7.150 st Know emp' deliss conting exem com seria pan terminal and a compare the old vollege applied at invaling input luminal and Vey approved or Non-invalling input terminal and Vey approved or Non-invalling input terminal. Terminal. Conductos of hunista 9, is costabled by error agnel. 9 9, controll ofp vallège.

The functioning of the above blocks can be explained with the help of a simplified functional block diagram of IC 723 as shown in the Fig. 7.44.




Fig. 7.44 Functional block diagram

Temperature compensated zener diode, constant current source and reference amplifier constitutes the reference element.

Key Point: In order to get a fixed voltage from zener diode, the constant current source forces the zener to operate at a fixed point.

Output voltage is compared with this temperature compensated reference potential of the order of 7 volts. For this, V_{ref} is connected to the non-inverting input of the error amplifier.

This error amplifier is high gain differential amplifier. It's inverting input is connected to the either whole regulated output voltage or part of that from outside. For later case a potential divider of two scaling resistors is used. Scaling resistors help in getting multiplied reference voltage or scaled up reference voltage.

Error amplifier controls the series pass transistor Q₁, which acts as variable resistor. The series pass transistor is a small power transistor having about 800 mW dissipation. The unregulated power supply source (< 36V d.c.) is connected to collector of series pass transistor.

Transistor Q₂ acts as current limiter in case of short circuit condition. It senses drop across R_{sc} placed in series with regulated output voltage externally.

The frequency compensation terminal controls the frequency response of the error amplifier. The required roll-off is obtained by connecting a small capacitor of 100 pF between frequency compensation and inverting input terminals.

1 + **

The internal structure can be represented in more simplified form as shown in the




Fig. 7.45 Simplified internal structure of IC 723

Both noninverting and inverting terminals of the error amplifier are available on soutside pins of IC 723. Due to this, device becomes versatile and flexible to use. Only restriction is that internal reference voltage is 7 volts and therefore we have to use two different circuits for getting regulated outputs of below 7 volts and above 7 volts.

7.14.3 Specifications of IC Regulator 723

The Table 7.2 gives the electrical specifications of IC 723. In the Table 7.2 some of the specifications are specified depending upon the application area of IC 723. There are two application area namely military grade applications and commercial grade applications, denoted namely by M and C.

Electrical Spe	ecifications			
Absolute Maximum Ratings over Operating Free-Air Temperature Range (Unless otherwise Noted)				
Peak voltage from V _{CC+} to V _{CC-} (t _w ≤ 50 ms)	50 V			
Continuous voltage from Vcc+ to Vcc-	40 V			
Input-to-output voltage differential.	40 V			
Differential input voltage to error amplifier	± 5 V			
Voltage between noninverting Input and Vcc-	8 V			

Current from V _s	Special Function Ic
Current from Virgo	25 mA
Content Hom Aned	15 mA
Continuous total dissipation at (or below) 25°C free-air temperature	
J or N package	1000 mW
L package (see Note 1)	800 mW
U package	675 mW
Operating free-air temperature range : µA723M Circuits	-55°C to 125°C
μΑ723C Circuits	0°C to 150°C
Storage temperature range	_65°C to 150°C
Lead temperature $\frac{1}{16}$ in, form case for 60s, J, L, or U package	300°C
Lead temperature $\frac{1}{16}$ in. form case for 10s, N package	260℃

Note: 1. This rating for the L package requires a heat sink. Table 7.2

The Table 7.3, gives the safe operating conditions of IC 723. These conditions a provided by the manufacturer.

	Min	Max	Unit
Input voltage, V ₁	² 9.5 \	40	· , v :
Output voltage, V₀	2	37	V
Input -to-output voltage differential, V _c - V _o	3	38	V.
Output current, Io	,	150	mA

Table 7.3 Recommended operating conditions

7.14.4 Applications of IC 723

The various regular circuits as per the requirement can be achieved using IC723. So of them are discussed below:

7.14.4.1 Basic Low-voltage Regulator (V_o = 2 to 7 volts)

The resistor, Rsc is connected between CL and CS pins. The current limit transit remains non-conductive unless drops across Rsc is 0.6 V (equal to VBE drop). The value Rsc can be found out by following equation

$$R_{sc} = \frac{V_{sense}}{I_{limit}} = \frac{0.6}{I_{limit}}$$

Junit can be selected as 1.2 to 1.5 times the maximum load circuit. Potential divi made up of R1 and R2 is connected between Vret and non-inverting terminals.

$$V_{\text{non-inverting}} = V_{\text{ref}} \times \frac{R_2}{R_1 + R_2} \qquad ... (2)$$

As the series pass transistor is working as emitter follower.

$$V_o = V_{ref} \times \frac{R_2}{R_1 + R_2} \qquad ... (3)$$




Fig. 7.46 Basic low-voltage regulator

 R_1 and R_2 can be between 1 $k\Omega$ to 10 $k\Omega$.

$$R_3 = R_1 \parallel R_2 \therefore R_3 = \frac{R_1 R_2}{R_1 + R_2}$$

Maximum load current can be 150 mA.

7,14.4.2 Low Voltage High Current Regulator




Fig. 7.47

Output voltage from +2 to +7 V and load current can be more than 150 mA. For this one transistor is connected externally, shown as Q_1 in the Fig. 7.47.

... (4)

The functional equations are similar to that of basic low voltage regulator circuit.

$$V_0 = V_{ref} \times \frac{R_2}{R_1 + R_2}$$

$$R_{sc} = \frac{0.6}{I_{limit}}$$

Power dissipation of transistor = $[V_{dmax}] - V_{d(min)} \times I_{U(max)}$

Power dissipation of IC =
$$\left[V_{i(max)} - V_{o(min)}\right] \times \frac{I_{L(max)}}{h_{fe(min)} \text{ of } Q_i}$$

7.14.4.3 Basic Positive High Voltage Regulator

For this type, output voltage varies from +7 V to +37 V and $I_L \le 150$ mA.

The non-inverting terminal connected to V_{ref} through R₃. Due to this arrangement gerror amplifier acts as non-inverting amplifier.

The gain

$$A = 1 + \frac{R_1}{R_2}.$$

The output voltage is,

$$V_o = V_{ref} \left(1 + \frac{R_1}{R_2} \right) = V_{ref} \left(\frac{R_1 + R_2}{R_2} \right)$$

$$R_{sc} = \frac{0.6}{I_{limit}} = \frac{V_{sense}}{I_{sc}}$$

$$R_3 = R_1 \parallel R_2 = \left(\frac{R_1 R_2}{R_1 + R_2}\right)$$




Fig. 7.48 Basic high-voltage regulator (V_e = 7 to 37 volts)

This is also called basic high voltage low current regulator.

1.14.4.4 Positive High Voltage High Current Regulator For this type, output voltage from +7 V to +37 V and load current I_L > 150 mA. For his a external transistor Q₁ is connected, as shown in the Fig. 7.49.




Fig. 7.49 Positive high voltage regulator

For this different expressions are similar to basic high voltage regulator and reproduced for the convenience.

$$V_{o} = V_{ref} \left(\frac{R_1 + R_2}{R_2} \right)$$

$$R_{sc} = \frac{0.6}{I_{limit}} = \frac{V_{sense}}{I_{sc}}, \quad R_3 = \frac{R_1 R_2}{R_1 + R_2}$$

popper a street ceeeeer While the power dissipation of transistor Q1 and the IC is given by the same expressions as given by the equations (5) and (6).

7.14.4.5 Negative Voltage Regulator

Connections for getting negative voltage regulator are shown in Fig. 7.50. An external PNP transistor, Q_1 is connected. Resistances can be from 1 k Ω to 10 k Ω .

If magnitude of -V, is less than 9V, connect Vcc+ and Vc to a positive supply such that Vers to Vec, is greater than 9V, for proper functioning of the IC.




Fig. 7.50 Negative voltage regulator

med Example 7.10: Design a regulator using IC 723 to meet the following specifications:

$$V_o = 5V$$
; $I_o = 100 mA$.

$$V_{in} = 15 \pm 20 \%$$

$$I_{se} = 150 \text{ mA}; V_{sense} = 0.7 \text{ V}.$$

Solution: The given specifications are

$$V_0 = 5V$$
; $I_0 = 100 \text{ mA}$.

$$V_{in} = 15 \pm 20 \%$$

$$I_{sc} = 150 \text{ mA; } V_{sense} = 0.7 \text{ V.}$$

1111111111111

$$R_{sc} = \frac{V_{sense}}{I_{sc}} = \frac{0.7}{150 \times 10^{-3}} = 4.67 \,\Omega$$

Neglecting input bias current of an error amplifier we can write,

$$R_1 = \frac{V_{\text{ref}} = V_0}{I_0}$$

where

In = potential divider current = 1 mA

and

 $V_{tet} = 7.15 \text{ V for IC } 723$

$$R_1 = \frac{7.15 - 5}{1 \times 10^{-3}} = 2.15 \text{ k}\Omega$$

Use 2.2 kM standard resistance,

Now

$$V_{ii} = V_{iel} \cdot \frac{R_2}{R_1 + R_2}$$

$$5 = 7.15 \cdot \frac{R_2}{(2.2 + R_2)}$$

$$2.2 + R_2 = 1.43 R_2$$

$$0.43 R_2 = 5.11 k\Omega$$

Use 5.1 k\O standard resistor.

$$R_1 = R_1 || R_2$$

= $\frac{2.2 \times 5.1}{2.2 + 5.1} = 1.536 \text{ k}\Omega$

Use 1.5 k Ω (standard) resistor.

The designed regulator is shown in the Fig. 7.51.




Fig. 7.51

Example 7.11: Draw circuit diagram of IC 723 based positive voltage regulator, to give 12 V at 500 mA output. Incorporate short circuit protection limit circuit to operate at 600 mA, Find all resistor values calculate their wattage and specify the type of resistors,

Solution: $V_0 = 12 \text{ V}$, $I_L = 500 \text{ mA}$, $I_{sc} = 600 \text{ mA}$

It is positive high voltage high current regulator as shown in the Fig. 7.52.




Fig. 7.52

Now
$$V_{o} = V_{ref} \left(\frac{R_{1} + R_{2}}{R_{2}} \right)$$

$$12 = 7 \left(\frac{R_{1} + R_{2}}{R_{2}} \right)$$

$$5 R_{2} = 7 R_{1}$$

$$R_{1} = 4.7 k\Omega$$

$$R_{2} = 6.58 k\Omega \approx 6.8 k\Omega \text{ standard value}$$

$$R_{sc} = \frac{0.6}{I_{sc}} = \frac{0.6}{600 \times 100^{-3}} = 1 \Omega$$

$$R_{3} = R_{1} \parallel R_{2} = \frac{R_{1}R_{2}}{R_{1} + R_{2}} = 2.7 k\Omega$$

Power wattage of $R_{sc} = (I_{sc})^2 R_{sc} = (600 \times 10^{-3})^2 \times 1 = 0.36 \text{ W} = 360 \text{ mW}$

All the resistor type can be of metal film resistors. For the power rating of R1 and R2 assume the input current to the inverting terminals zero.

$$I = \frac{V_0}{R_1 + R_2} = \frac{12}{(4.7 + 6.8) \times 10^3} = 1.043 \text{ mA}$$

$$P_1 = I^2 R_1 = (1.043 \times 10^{-3})^2 \times 4.7 \times 10^3 = 5.112 \text{ mW}$$
and
$$P_2 = I^2 R_2 = (1.043 \times 10^{-3})^2 \times 6.8 \times 10^3 = 7.397 \text{ mW}$$
So both R_1 and R_2 can be selected safely of $1/16^{th}$ watt power rating.

FIELD EFFECT PROMUTORS:

estico dependo for it operatos os the costál of consent by an Electric fiera.

There are two lips of FETS:


(9)

* JPET.

* MOSFETS [Insulated Gate FETS].

: Junciós Field Effeut Teamiolox:


P- channel. to No. Chremond supplies N- channel and P- channel. to No. Chremond supposed supposed consumations
The 3 learnings of offer see Sale Course and Deers. Sale is controlling learning. Socre is the learning through which charge carriers and the device and deals to the learning through which device are carriers and through which device are carried through which change carrier leave the slevice.



Operation of Jet Depution Loyal formations to Jet

Hen Plepi Get et Milipi Channil
Constitute a pri junitation This pri junitation Channel to
rement branch strang Tres Operation. In a reverse
brased Junious Man exists olipletion region entinds to the
composite ions. This deputies region entinds to the
exists where disposing consultation is Low.

Vollage ocean Drois & Source.



In this channel ese can assume libro channel desirable the personal open to person the person the person to person constitute the Charent the Charent the Charent the Charent the Charent the known as Desir charent the Chare

Here depletes legios in not Symmetrical became of that fact that severe vollege in higher near the decis and compared to Dance and of crossel, decis and compared to Dance and of crossel, appears that liso depletes region could louis earn one and is referred as fines of the vollege at which this happens is called pines of vollege up. At which this happens is called pines of vollege up.


Too with meximum skeep consult for JET and in Ordined by the constition VW = 0 & VOS>(Vp) The Vollege You can be used to control the strain consisted the Strain Consisted for JET.

* JFET Characteristics *

VI Cherculeriolis Or Deas Characteriolis:


It is the Greek platted between Dewis Conseent To and Devis to Soner Vollege Vos. - for obijerust value of Vas


Jo 4 onma , Pines of , Berekerson



Conseent relation at Pinen of region

To: Toss [1- Yus] => Behackley's equation





s. Volley Controlled device

3. High ilp impediate (MR)

5. Higner (Spilching Upred

Cremate les noise

7 Ocupies les Grace is la

8. power consignos is loo

nusno

hele vollage controlle skur

Megalini limp coefficient

conductos ocus due la bob è q holes * ensure Coolishy olivice

Bose Consunt cookedle collection CHRRINT

* los ils insedence (t.s.)

*Positive lemp coefficient

Lower Obsiling Open

* Chemiels mon noise

* Occupies mon Open is Ic

* Digh power consamples. *

mosret & also celled & Mulcled Coette
Fet (raper). Then is no obsert electrical content
before for & channel of mosret. One to the
pureous of Insceros (me 510) believes get &
channel mosret pasen your fight ip impedence.
and there is no get content!

MOUFETU are of luss light depending on whether


the channel in almosty print or not,

* Depletion light moufet

* Enhancement lype moiset.

D-MOSFET

their exists an inhuent channel.




Operation Vouso and Vos is applied the Decine of Course. The result is alterities of Einschennel and altering Toward the potential of Drain learning and alterin

mocern in course petalosses is tressed. and pulse is a sery their of themself site 0 1) DEEL. expects mod of Operation The to we want our VI bull charact work in trails igete and of chancol. Nepopol. This Other to deduce the Vps. Ş. Effective courts of Otenosi gry this sedmen the constration. I the. and theifou Devis ensunt Duran. Enhancement mode of Openboo. The positive gali vollage came Jus efection to move N Change! from Jaboleshi la channel and resulting is increased Val. P duis county. This days consumt increase esist increase in Vos. Honu Chansel T Vers


Comment states for the

is enhanced during


the Ves.




In E-MOIFET, there is no inheart channel. It can work oply is renhancement mode





P Chance Mosfet












Operation

In Emospet Their cis
no inhunt Channel.

Poy the application of
the Vas it will
althour E la the
gold and of maspet.

and there by create a layer of e estich Creels a channel bles Deus 4 Gower. ID= K[VW-VWH] Vwgn isher Yollager et which channel is creded The Jali to Oomen Vollege required to credé a channel believen Jours & Drain and this to links ON the lumisolis in known as Theeshold Vollage So. VW=V1=12V. Temple Charex Desig Charax.



The bows function of humilian is Amphification.
The percent of saising the Signed Steength of a creek digned without any change in its general shape is known as - faithfull amplification. For faithfull amplification it is receivery that

- 1. Dex L'emilla Bare jemels of surard biand
- 2 la jundios Revenu bissed
- 3. peoper zus signel collators Consunt.

The people flow of Zero signed collection answert Ic and membersone of peoples Vois obving parties of signed is celled Transition biaring

Bian slabilization:

Bies chebilizelión.

Only fixing of Operating point is not Gayfreent, if must also present that it should earner that when it was fixed.

Then are his event for speeding point to Orth.

* Temporal gain an lengthering dependent to me parematic such as a energy from emit to enough.

The maintenant of Operating point stable (independent of temperature Novichios and Vasidions is transition parameters in knows as


Flow of Connect in collection Current Circulation of Connect of edition clet this chewer that lemperatein and more monopolity carriers are generated to bene collection junctions. Virus more bonds one beaten and resulting letters constituted for finalities.

Ic = BFB+ (B+1) Icho.

menan is Icho increase Iceo to and this is they increase collection consumt of Ice authoritation computative increase is Ice authoritation computative increase is Ice will cultimately shift operating point. They even hear processes at jumpinos and this even bury the hamillois. Such silvidios is even bury the hamillois.

Operating point & oc lose line.

Ton propose Operatos, of liangillar, which the Oignal (ar input) is present on not a fixed level of engineer and volleges are regulared. These Volleges are regulared. These Volleges are required to Volleges are repoint as which volleges a point as which will point it celled the laminais operator. Quinent point.




Almyring EVL 10 of OKL Vee Ick - Vee so. ego O canhe equally to ego for a line J= Pc; M= //Re a= Ver epo @ define a lone de= 0.; Ver Ver Verso Re: Veepe The less volves see less ends of Slope = - IRC Operating point De bord line DC load line can be defined as a line on Op charelevilles of liamentar which gives values of Reso vignel fe and Ver cossupondry lo condition. toe loved line five following information local line intersects The howgooded love axis ar a point need vu which is called

Kennistas cutself point. At this point de Esta-is The local line institució viented artes et pointe meeted ver is called Gatherster point. OF this point the is maximum & Ver = 0. stability ofelow: slobility factor is is defined as he Reli g change of collabol content 60.8.65 Ico tisping B & Vace Combot. Dec= les Ic = \$PB + (PH) SCBO. le = Blo + 971) Ico. ... 0 Differentiating ego @ w. 1. 50 de 1 = B ale + Bill Deco (pti) des = 1-18 des S= ORe = (B41)

1-BORB 1-B DRB

or low line;


me at load line gives the Valnes of Vale and he when ar vignal is appointed. At load line teles into account, this ac local elevidance able de loag line concidées to only de loca divirtance.



This means to its constaint a fined Utability - factor for fixed bias cor ere Lave Ic= BPB+ \$71) Ica. 1 = B DRB + (BAI) DRC Bow LB iv independent, of E. A coint fixed bigs chet, it is easy to fix designed to fixed bigs chet, it is easy to fix degrees. of the chart by Bimply changing the value of existence Ro. It provides meximum femility is design.

4 freed Bias Chr i'v reldom ment temperature collabor Cyrrent for goes on inevening of their by ineversing lemp again & come theirs Running. * are know R=BIB; Men IB is fired,... Circunt le is volety depend on B. estes Promittoi in represed by another one with different volne of B operating point will origh. The orlabilization of operating point in very pool.


The chir is well who collected everymice Re to vry Omall.




The Connent is emillie Re Courses Vollage deap in a direction to revenue bear the emillie base joinchos for homista to emais in article legion E-B promotos has lose proceed biased, the enquired big is obtained from power Capply through polished divider Mw Right.

I le levies to inneer due la inneer is Ico vits l'imperetire vollège desp aux Re invives there by dieneriss ban consent Is. Oo Ib & & Re maistained as almost

YICRET)






Co, Crives his volleges divided bles Chir, believed & points NY RI= 50 RA, K2= 12.2 RA, Re= URA, Re. 100 M., VCE = LOV, ; VOEONE O.HV, B= 150 222 26.1 56R wer. 12.26 = 400 R 56 RN 12.26 = LOKIL Wx 12.20 12.26+56R = 1.79V KUL is ilp side 1.794 - Sog LOR - 0.7 - (BATIS x 400 = 0. 200 100 - 151×400] = 1.09 Jog = 15.48 MB Ica = 2.34 M 1. Pcq = 15.48x (50 = 2.32mA 10-2.Kx 2.32m-100-0,34mx400-0 KVL to op Vcaq = 4.424 Vie 5mA (4.424, 2.32m) CON

AF pomplifice

Rr boplifice

: Rc Coupled Amplifier:

It is a Cir amplifier and for coupling of amplifier of a compression of a



Vauslions.

le isther by pan caperston which bypon se Vignel developed across Re la georne, The receloné of cer should be much less thes Re XCE X

Flequency Response of Re coupied Omphilia -7 Feynmay supranu of an amplifu come Gup. prolling believes Jupuny (x-arr) of gos (4-ens). The Did Juliana Bond Widt Sugarsey Ju to the figurey response play con can dee gain ong constant gos at mid Juguencies. of low Jupanies, loaping capeuloss les q Clz will be Very Ngn [xc= 2010] and their more is signed and vollege will not couple propuly to supplied and hus amplified of will hot couple peopledy to local ... going reduces at low furcenies capacitomés and strey winns capacitomis plays capacitomis and sole is endury the gais. Of a moson sole is endury the gais. Of set high Jequences this capacitomis will set

es Short cht : Sp signed will be Charled la ground before it recens amplifier and that ofp of amplifier also should to ground before it recens to board : Join will reduced at high frequences, but his effects compensate of mid-jupanues there has effects compensate seembled to give content gain.

Hen the Banqwidt of an amplified is defined as the renge of suprenses over winds that amplified provides desired gais.

BW: - JH - JC

soliquate, his first can be investigated by considering there on college of smplification. I considered there is called mellistics couplification.

Us. A N B2 12 50

How he stage makes input of 3 to stage and to come of the Cignel Us is experient to the imput of the stage of the old of the stage of the Cignel Us is experient to the imput of the stage of the stage


de of 24 degre 1/2 = 1/2 0,


ful of vo= vo= 10-Vo-1

Over all gest A= 100 = 1/1 x 10x x 10x 100 100

A = A1 × A2 x --- An

In a multivillege amplifier of glore orders, make input of new orders, con must one a excepting nelicion believes too stage that a minimum loss of Vollage Occasi when Gignel person therigh the relicions to new orders.





riffer of Cascading on Join and Banqwidts.

In a Multi vlegé amplifieur a number of vollegés gass.

Ale eascarded to Obtain Lynn value of Vollegés gass.

Y an 'n' slages au cascaded the Over all midband vollegé gass becomes

Au' = (Aum)?

esheu Aum ister midband Mollege gass of isdividuel slage.

But Bandwidt of the amplifier doubt remain the Came, Bandwidts; will derevery whereasts and lower cutoff fuguency derevery and lower cutoff fuguency derevery measures. It happens because Gerelia in runture of capacitais in number of capacitais in number of capacitais in number of capacitais in runture of capacitais in the coesit. and seek capacitait affects the frequency the coesit. and seek capacitait affects the frequency the coesit. and seek capacitait affects the frequency according a covered of the coesit.

y fi & Je see lower and upon culoff , the own all cury frequency Jespennies of individual Mage -So! = V 315 -1 - J2 fugury is 1/2-FRED BOCK AMPLIFICES: The vollage gain, input & output impedinces ond Bondwicks et se jew important characteurs constent and for an amplifier and all enguseed to be controlled. This is achieved by feedback. Feedback to a furthigue is which a past of

or a Jeanton of output is connected back to input

When the feedback applied as to include the -10input Signal, it is called Positive on Direct or Regenerative feedback

when the feedback to Go epplied as to deceses the input Oignel, it is called Negative on Invence on Degenerativi feedback.

Feedback in Amphifien:

960 = A 961 Ds. 24 = B20 feedback N/W (B)

A feedback amplifier essentially consists of los parts. * On amplifier * A feed back Neltooks. The finelion of feedback who do lettres a fraction of of energy (vollage on Current) la input of amplifier creatly it is made up of sessible, includes on capacitions.

Negdrée feedback Ri= QJ-Bro. A = 20 |20

aco = Aal = A[21-820] 96 [1+AB] = A Rs.

Ay = 06 = A 1+ AB.

 $\int_{A}^{A} y = \frac{\alpha_0}{9u} = \frac{A}{1 - A\beta}.$

Keller of Negative Jeedback on Amplefieur.

Eventhough the amplifier goin is sedned estité pegaline feedback, réjetue feedback employer this performance of emplifier Jeon Comany other points of

The reductions of years advantages of -ve feedbank ell * It improves to chability of symplifier good. Ur leanus his distailing and noise.

ar includes input impedence It seduces output impedence Ut increases Bond Wills

Zain Otability


gain with -ve feed 5 ack AB>>1


Cline B is the feedback gain which depends only on polive component Ocech as lititles when are fined; the gain costs - feed said as almost stuble. Rednus Oinabos on Noix

y so rulle de Rolling wingour feel back By, IN distables coils feedback Thes

Mu distribution is reduced by the clame factor as the


Inexerce is input impedence Zi = inpar impedent collesour feedsab with perdocale 34 = inpur improvenu MG Rij = Ri (1+AB) is oxygur impredence Deckely To = Owbat impeding without Jeed 5 wile outfut impedente with Jerdbark thes Zoj = 20 1+03. Inclose in Bond width BO = Bandwids collinar Jeelsack Buy: Band willy with geedback Baj= BW (1+0\$) Reduces the Locon and Jeyensey Negative feedback hereas apper ent of Jenney ; lower cur of Jung J2 = J2 (1+0B); cupper cury) Je4 Sais BO: -52 - 51





Moder N DSULLATORS Chrisication · Osulalor Pinnoidal Mos Pinewords Bign freg - Aslable M.V - RC phone Shift oscillator Monorlable m.y Wein Bridge Oscillatol. Cupical Or8 Bislable M-V. Penuph of Oscillatos Oz Certerios for Oscillation 26 No= Axi Ampli fee MIXING deld buch 2 px

Aleu amplifier provider an ofp Vigner No: Axi - Seed back Signel 2] = Bao = - 1821 From figure ofp of mixing Cht: -al. I g'= xi coe can connect agl as input of the instead of all For their condition to be validied 1AB| = 1 4AB = 0° 01 860°. This is celled Brekhawan's Criteria Osvilations le clemified is levins of this outpu coareform, fey earge; components or cht configure y output coave-form in Simulaided et in called Vinespieles Oscillator Obucon cally Relexation Oscillators which include Govern restangula and Vaw book wareforms.



Flow from it can be noted that Vio it collectly At of value of amplifice. Vous & values econ Rece act as Juniback vollage Ur. ges, of Janban 140 \$: 4 hat he imprediou of Jewin connection of Rici The coffestive impostume of 11th Alo ReC2 Vr = R1 x Vin $\beta = \frac{\kappa_2}{\kappa_1 + \kappa_2} \qquad (7)$ Now x= R1+ 1 jωq 72 = B2 = 100 1+ 10 C2 B2 B2 + 1002 B2 H:500282 Rub! S: 10. 1+ UR2C2 1+URC1 + R2 1+UR2C2 JG B2 (1+URIC1)(1+SB2C2)+UR29 SCIRL 1+ UB2(2+ SR(C)+ SR RRLC(C2+ SR2 C)

SG B2 1+0 [RC1+ B2(2] + 02 R1 B2 C1 C2-+0 R2 C1 SGRZ 1+3 [RC1+R2C2+R2C1] + 3 [R1R29(2] 0=10 & 03 = - con 1+ jo [RIC1+ R2(2+ R2C1] - 02 RIR2 C1(2 1-02 R1 R2 C1 (2+) W [R1 R1 + R2 (2+ R2 C], Mallypy with comprex conjugating Dz on N2 & Dz. : B= jo 482 [(1-12-12-12)-jo (R14+ R2(2+R24)] (1-62 R1R2 G(2) 2 W CR1 4 + Re(2 + R1 C1) Equale inaginary part to Reso. 100 GRZ (1- W2R1BZG(2) = 0. 62 R1 R2 C1 (2 = 1 $\omega^{2} = \frac{1}{R_{1}B_{2}C_{1}C_{2}} \qquad \omega_{2} = \frac{1}{R_{1}B_{2}C_{1}C_{2}}$ $\int = \frac{1}{\sqrt{R_1 R_2 C_1 C_2}}; \quad i \int R_1 = R_2 = R; \quad C_1 = C_2 = C$ Now-feedback Jallon β= ω²Rc (3Rc)+ jωcR (1-ω²R²c²) (1- 62 R2 2) + 62 (BRC)2

Equating Real part $\frac{1}{9}$ For Owlesized Oscillosis $|-A\beta| \ge 1$ Angelinite Glesibzolosis.

For Gustined Oscillation amphific gain A ≥ 3, this gain of amphifica Thould not be los longe as it will distort the olp wave-form.

i. amphifier gain showed be controlled.


This is achieved by introducing -ve feedback by keeping serialist Ry is emilled of a configurated.

This introduce consent bever - feedback. This introduce of gain seduction using -ve - feedback is known as amphibility slabilization.

Hartely Oscilloloi in a High Jeyway (RF) -4-Oscilletos exces coses los indendoso la a capacitar to on this - feed back Alas which devides the Jupuscey onlyo Mestalo Majo Maso For Unlained Osvillation has condition to be Getafied X+ X1+ X3 =0. Where M1 = WC, ; ×2 = WC2 & 73 = -1 104+ mc> = 1081ω [4+c2] = 1 σος3. J= = 1 21 / (2,+12) (3


· RRYSTAL OSCILLATORS:

A central oscilloba in borrolly a bined ext Oscilloba cuing piezo electric central or seronant tenk ckt. Central Los greater relibility en Larding contant feequency to which it is originally cut to opuseli Mais approcation ser is communicated liaminilless of securior



The Crysles can have less remost frequencies. One humanst conditions owner when rechanges of General Rechanges of General Conditions of Conditions of General Conditions of Gene


at a hypen July wallow of Capaulot Ch. At kis flyword Capaulot Ch. At Kis flyword Capaulot Cht.



Hen Caystel às connected as deves element in a feedback past. It Jesses ensont mode impedence is smaller a smount of feedback (tex) is largest. Hen - RPC coil provides de bies while decoupling any ac vignel - Jeon affecting of vignel. The lesselling other - Jeopensey of Osvilation is ser by seves resonant juneary of Caystel.

ASTABLE MULLIVERPIARS:

It is also celled free econolog Mellinistelos. It has no oteble steles. The live steles of perebes of now are great stells (Empreony) stells The now thingou make Generally transition from one great steble other to another of the complete of the to another after a perdetermined line interval consour the old of external leigneum Closel.



When power is first applied to the circuit 6065-Premission state conducting. Beener of parametric variations, on of the Premissions constants more has other.


Let en assume Q Conducto mon Plas Q2, especially loss vollege of Q1 deops lepidly Plas Q2. Resulting loss vollege feel to base of Q2. Proigs to ceparate q and drive of to curst. Os a result of Post of the curst.

sign racounts vice are of box, of 9, and drives it to isolandies Ds soon as an other co-ducting capacities C1 Cranges Rollowers Von Mango R1. When the Vollege Scien G size byong Volenn of the or hegins to conduct the P2 to conducting, now to collected. value chop a low volley not can coupe to be basing on manys capacitor of and makes it of Now since Pe is conducting capable to Charge lowers Vir Margo Rz. who volley work ex Rikes beyond Vocans of an alest consumity and the collection voluge drops. The low voluge makes as off. and he cycle repeats. Since the take of from he collabor of one of the homeston con vicon ger a Oquan coque. CP, OH a g on Vapat Marine Chamber and Marine W relativa integralia estra

 $T_1 = 0.693 R_1 C_1$ $T_2 = 0.693 R_2 C_2$ $T_3 = 0.693 R_2 C_2$ $T_4 = 0.693 (R_1 C_4 + R_2 C_2)$ $T_4 = 0.693 (R_1 C_4 + R_2 C_2)$ $T_4 = 0.693 (R_1 C_4 + R_2 C_2)$

T= 2 × 0.693 RC

EMITTER COUPLED AMY



In emilla coupled son ceparlos e às connected 61, emilla et lis l'amidées.

Here we assume proprietion of is conducted first. The consent theory Rez melon its collection to deep. This deep is follows by Re, and

Months E: The profile college kings of the Mind E begins in exting on a million college of the Mind E begins in Calledon continuous. Being the modern of the enchant in college chaps college them been college of the fell of finally ballows present entirely of the fell of finally the between the college of the profile college to the conduct that the conduct to the conduct to the conduct of the conduct of the college to the profile of the conduct of the conduct of the conduct of the conduct of the college the college there are the conduct of the college the college the college there are colleged to the college the college


Manoslable M.V.

that and comes been great short one predictions of the comes of the come of the comes of the

Collector counted mov.

eaughed to ben of a shaigh R & 62, come 62 on Speedup capacitate. Her de coupling from collecter of a so ben of the her him represed by

a Capavirue coupung moign (1. The -ve Germily vollage coris envirance R2 keeps CR of then of g QL is commercial to base of Q, Mesign a eniller attenuation in which to it commutating capacition. The the paremeters have been adjusted peopuly sollet or set it state still with still application and op on. mr make a transition by the application g-ve legger pala ar bang 92 or collerer q & Or completly off. The volleges at collection of the new wife to Valueton. 9 strits cherging horisands von Messigns R3. estens Volleger aucon ? 1 2284 above Volon of Q2 et again conducts à comes back to chébic chêtic. Emilia Coupled Mony An allerneuve form of our Mor do shows is fignow Men thi - Jedback Les hus fives Moigh a common Ruidos Re:





on and fest. The se critical class

large strong to provide a -ve bice or bose of

More a tre logger pale was Jufferent amount in one as a state conducting it collected vollege also best of the best of the best of the logic of the best of the logic of the best of the logic of the lo

Along Cy Change, Location Von Anciety Res and Gy Jets Changed ben political of the same As the comment of the barres of the barr





It is also called this flop on Binery. It has the live stable states. A trigger pulse apprised to the crust will came it he switch from one state to another. Another pulse to their enquired to switch the cut back to the original state.


house of P, heroign R2. Similarly of of or of give coupled to Coupled to P2 heroign R4. when a position is applicable to P2 heroign R4. when a position is often consisted the conductor of heroid and constantion one black to other orband he consisted as possible. The main purpose of C1 & C2 is to improve the Scoricting characteristics of the by improve the Scoricting characteristics of the by improve the Scoricting characteristics of the by improve the Scoricting characteristics of the pure some passing the frequency components of square some pulse. This allows fair risk and Jah limes. Of a C2 are their called committee capables or speed up capables on the speed of capables or when societies of campillose is

deiven into Ochinelion. 9 other into Cutyffet in Let en anum 9, is on 2 92 gl. et in the Plate and will lemain in that their this till he lugger palu in appried from ochside.


A the ligger pulk appolied at his box of the light of herity living of their by living of their vollage. Collector vollage of any other is compared to barry of the fall is collector vollage is compared to barry on one livered it to off. The other is it being one livered it to off. The other is it being of the other of the any emerns so till a tree ligger pulk applied at barry of off.


Vu Q2 of . Valdat Vc2 1 Kisch Apmlicelow A bislable my is used as memory elements in Shiff legislei complés q 0000. can used as a faguerry divider E) sugment:

Juggers muholy for



An Operational amplifier on operano is a very kegn-gain Deflevential amplifier with high input imposence and loco of imposence. Eleptical case of operational amplifiers are amplifiers. Outillation and fillie case to also in many instrumentation circuits.





Municipal amplification following the said to are colling for the they will east for order consented to years. the differential completes a number of elipset organil campactor are conthe. If on enjoy against a capacid to either expert come while expert competed to ground, the openetion a segment so Orghe and 2 1) his opposet policity exper Organic en applied the openeding is expersed as couble ended. 3. y At Come input in applied to both input, At openation in celled Common mode. to Cingle ended operation a single input to applicate bowever due to common entitle connection. Aut input Cignet operatio bost transition; resulting in output Jaons bols collection. In double ended operation listo input Gignels are. applied the difference of he input scouling in output from bots collectées due to objetime of lignets applied to bolt input. common-mode the common light swell in Opposit Oignels at each collector their Vignels centelling resulting in output Gignel zeen The mein feelina of stylerential amplifier is very legge gein when opposit organd on aprilia compared to very smell gos sevulting from commany criputs. que esto es différence going to common gain is celled common mode rejection ratio (CMRR).

Input offset vollagé:

This is the vollage that must be applied between two input learning of an op-somp to rull the op.

2. Input offser consunt: et is his defenence beliveres less input

cyseints. (consunt to issued of Nos issued terminals)

In = | IB1 - IB7

3. Input birds Cyseust:

It to the overege of the endunt that - flows

into inventing and non-inventing input terminal, of an

Op-amp. Pip = IBI+ IB2

Openner mode gein Ad ister gein of openner whose are spoked of the live inputs.

Live inputs.

Common mode gein Arm is the gein of common mode gein Arm is the gein of

op-amp when two luminals of op-amp are Cappled

5. CMRR [Common mode Rijection Retion]:

OMRA is default so the Ration of obspecialist

Vollages gain Ad to common mode gain Acm

CMRR = Ad A


Se. Gleo Reli: It is this meximum wast of change of op vollage. pa const lime and a conqueried to volte per microstronde. dro Inox N/Ms. Vansy Van : and slew reals indicate how for the old day ob-sup cas change in expone to changes is input Justicely, 15.52 S OR: QOJ VOILO V/MJ. of expely Cross - Bond wides product It is the bandwidth of on openop rolleda das a mille. das Composison Or IDEAL & PROGREME OP-AMPI Characteristics 1 deal Peached (741) Booker to 2ms Input impedence, Ri 00; Minity AND THE MODERAL 7500 Op impedence, Ro 200,000 vollege gain, Av on infinity Inthe management Band widts intimes. infinite 0.5 1 Hz slew Rell 90 ds. infisite LMRR

ZIRO.

affer vollage

2 my to 6 my.

point A: $\frac{V_A - V_i}{R_i} \rightarrow \frac{V_A - V_o}{R_i} = 0$. $\frac{V_A - V_i}{R_i} \rightarrow \frac{V_A - V_o}{R_i} = 0$




SUBTRACTOR OL DIFFERENCE AMPLIFIED The Sublacelos of less impet volleges is possible was the help of Openop chir colled Publication on Offeren emploier circuit. -----The inputs and of redation can be found by turns Gapre position puruple Let Vi is As only input; V2=0; and olp is Vol -W-Vol CKY put as an invitating employee and

Now Mi IN OP VOI = VIX -R Voj = - Vi --- 0.

Ken

Now OB VI a input & V, 20; 0/p 10 VOZ.



Now Vollage ar point A; = $V_{2} \times \frac{R}{2R} \times \frac{V_{2}}{2R}$ when white Vallege ar point B is quel to V_{2} by Virlied ground property

i: $V_{B} = V_{1}$

Now Vo2 x R = 42

in Voz = V2 --- (2)

The loted of volleges to center-found by adding

 $V_0 = V_2 - V_1$

be an integrating circuit; of vollage to the integration of input vellage. The integration cut combout easy opening on Promother on is called prince Integration. Wille an intégration wing entre devices like Op-amp is called entire entercation.

Active op soop Interaction

Node A : - - : node A is also at ground 6 political dur to Vietnel ground

: VB = VA =0.

By input ansent to Op-amp is know, his enlies consent I Joos Mongo R, a G.

$$\int = \frac{V_{ij} - V_A}{R_i} = \frac{V_{ij}}{R_i}$$

CHALIN Mogs cepaulou I = G d CVA-VO) = -c/ d/o

Sinu 5015 Currents que quel

$$\frac{V_{ij}}{R_i} = \frac{-c_j}{a_k} \frac{a_{k0}}{a_k}$$

$$\frac{d_{k0}}{a_k} = \frac{-1}{R_i S_j} \cdot V_{ij}$$

Vo = -1 - I Vin dr


limiterion of I'deal Integration

effect vollege Vios and copar bias assent Sb. There goo components can personal an executiveless ar off and may cause the opening to Cetimete. It is very a difficult to pull the opening out of Vaturetion.

Anothin limitelies of aprided integration is it loo bandwidts. Hence it can be be used for only

for unell Julywerry Range of input only,

Practical Integration:



The boileton of Ideal op- smith iolégieles ces se minosired ses in peacified Integration chri The lesistance Roomp is aved to overcome exercis duc to bias assent.

By sednes low frequency zais of Op. sosp.

Approceedation of lateraction:

1. In andos compulies.


In Odling Differential equalions.

In endos to digital cooveredo.

In samp generation.

5. In various were happy crewits.

Commente and the second of the comment of the comme




Mere the input is applied to the consisting formula. The consisting mode previous operation polarity output. The facilities to non-constructing input ensures possible feel facts of gets other vis to disposely the Kas Vay, of gets driven into resolving coloration a er -Vert lovel.


of gets during into poolut Getwellog. Thus of prollege is always at +Vser or Get. But his vollage or costalited by a costalited by a g fr.

From volley divide +Vy = Vox 1/2 1/44 P

- Vay - Vorth - - Vort off

tologic educated by Ver







How the remarker R & capacitin c on the components of feeling densitue army that beidge. The entireme R and Ry and help part of fudback parts.

The gain of open opens is

1 + PH R1





MODULE VI INTEGRATED CIRCUITI.

ACTIVE FICTERY:


pan Openfied band of Jeepunues while attenuating all the Original outside that band, Fillie are basically clenified as active and passive fillers.


Parive filter networks use only passive elements

Advie filler cienists me actue elements such as penidos song sits endantara residos and cepecitos.

: Advantages of Adrie filles:

- 1. All this elements along with op-amp ears he held in this like the ledyctron in Size and weight.
- 2 h lage questiles hi corr of IC can be nun lower.
 Then it equivelist passive network
- 3. Op. smp has high input impedence and low of properties wing op-smp donot impedence herce selve filles wing op-smp donot cause loading of Bounce or load.
 - 4. The inductions que absent en active fillers. Lince there are more reconomical
 - 5. The design providence is Pimphe than previous fillers.
 6. Active fillers can provide vollege geon, invostreet the previous fillers of show a significant vollege loss.








The self atashes gain of fills changes on he olop band depend on Order of filler tona -fer Order filler (cont one capacitor) zons increased at a ecti of 20 de decede on Mosp band of Mor. y it to and order fills (coils a capacital) goin incements will be at 10 de decede. Fred Order Low pan Battawoods Jetter. Betterwoods filter her e stat par bornd sleet olop band. .: it is also called maximally flat on - Ster - feet - film. Form order fills wis RC Nelwork for filleting is Thouse is figure Op-amp or used is non-inventing configuration. Jein of fillie a ditermined by Revision R1 & Rp goin of file = Vour =

).

The low sty. of see of garde Pol. the day epect to do it ; Jedin gein as or as For Jay Juda Als of ; Son Clope -sado dec. In OTRC algo band Georg Order Lowpen Butterwoods filling Frequency segronce of possible fills must be very close to exted one. For fair gain coll of con da ence Light ondy filler. D and own Betterword files here gos soll of of 40 de folie. It am for expensión and fino entitos ar expet side cobes devide out of fequency







- Cooyerlers : -

Most of information carrying digned one gratethe and form (a vollege, current limpreduce painter). But objected Oryclemi Outh as miles provided her binery orginal ones of zeros (Digital), who have to binery orginal from analog form the digital form. convert original from analog form this convention is called the event that performs this convention).

Analog to sorgital convention of what convention is dependent of some convention of the con

D/A convertire:

(Spurfictions of DAC. * Rushition: Resolution to defined on how may eithe Brieflest change that can occur in on analog output the woult de change is digital input. 1. resolution = Otep vize x wo. .. -July ocela Juli vede = number of dépir déposite. 1001 Number of Prips. 1. Redolutios : Joh M Sit DAC Number of Stepes coill be 2th-1 * Accuracy: it is a comparison of edited of vollage with experted of. at is expensed in periorlegi Linewith and Full cicals eneal is the maximum dividuos of Dans ofp from its annual value, emplayed as the periodogs of Jul Ocean. wassely exect come meximum deviation is olip

Size Jeon ided dip vize.

* Monotonicky

A convenie in Gard to have good monotoniuly if it do not miss any clap when clapped manys entiet range by a countri"

Organd into snalog assistant. At it also called settling time:

Bample and Hold circuit: (OH ckr)

Jempu and hold stack circuit demply the same of new commends ond hold it at the old emplies to a camping commends.


Bly when ever two basic components and a capacitate and a capacitate.

Analog Sample Command

Analog clock

Analog output.

Painipu diagram of also ther.




Boxic Gamphe and hold out in shown in figure Here

JEET ou wed so (switch. During Gamphing lime JEET

Goviller in on, and holding capacillar charge up to the

It was a ledder relivour containing Operer and parallel combinations of lion resulter of Valoris R & 2R. Mone the name. The Operational amplifier configured as vollège follower ou used do pervent localing.



Digital inputs Fegure Thoros his Chit diagram of R. er Leader Tupe DOL .0015 4 bit obgiled input. when digited Gignel D3 D2 D1 D0 is applied or input leiminely analog Original is procured at op framinal.

When Do input is I and all other inputs are zero then

The olp level canned by this Do bit tout=

2N-7

A some local Number of property.

y k= 5v Nos ofp of vollege when input is Example,

comer more than I input is liteger Vo = - VR (b, 2 + 62,2 + 63 x 2 + ... + 69. 57)

Here this Operate is used to produce a coughted our of digital inputs, where the welgents are proportional to the coughts, of hit positions; inputs. Gince Operate to the connected as an investing supplifient, each input in supplified by a feeton equal to the rection of all divided by input restrance to which it is beneated.

The MIB D3 is amplified by By, D2 is implified by By, D3 is implified by By, D4 is implified by By, By, D6 is implified by By, By, D7 is implified by By, By, D6 is implified by By, By, D7 is implified by By, D8 is implified by By, D8 is implified by By, D8 is implified by B

The sounding terminal of op-amp set as Vietnell ground. Once the op-amp solds and soveres

Vour = - [D3+ 12 + D1 + D0] + Ry R

to the volve of input analog signed.

Duel slope stype. - Noc

principle of interesting type ADC. The vollege principle of interesting type ADC what the vollege the search by scorp controls the legit of time that the search bey counted in school to count. Then a binery binary countries in school to value of Vin in obtained. In olver other proportional to value of Vin in Obtained. In olver other ADC two interestions are performed.

Maley in Country Country

Conqueta

Conqueta

Country

Co

blue assume that countries is keeper and ofp of intighted in the state. A community begins could the state connected to analog input, so ofp of integration is a tree going temp, comparable ofp will be high and clock pulse will know binary countries and country states. Butter and chart puter man of country states high as arrespect that ofp goes high. At their time countries is reset and stated in amountain the superior to keep a present.

President of of intested in ve going scarp. AND gold of enabled and country which countries who was easy to the country which of the country who was to be enabled to the country of the proportional to the vollege recent of the order of the proportional of the country of the c

Congression

Congr

An UNR lype Apri Convite of a DAC comperedor of UNR (of Register) on ordernal clock input Get intered lyming presentar the control Organ Ular of Conversion (soc) institute on Alb Conversor process and

Kind of convering in servered esten convinuos in completed (EOC).

Vin is sported at on input of compactor, On rewing one aignel control logic act unes mure bit \$ 1. The DAC converts the digital word to 15 equivelent andes liquel and in compared as and input to compared in compared compared the volleges and if input vallege vin is greatly the ofper no CAR sets teeps mis as I god sets near distributions bit Obei wie ever mis as o and cook near contract bir And the of the second server o commo and of the section agreed the system eneroles Ofta all bits of more here bein fried one conversion To clock perog ageli is complete. of number of bill conversely lime to= T(0+1)

FLAGA ADC

become the fair convenio, upied in achieved by peoviding 321 compreddes and simultaniously companies input organel colle anique experence vollègé levels Opaced 1281 Figur chows 3 bit flest Ale cooverter. For this so_1 compresses su required. One input of earn compareble is connected to the input chigned and Other input to the experience vollège livel generaled by experimen vollage divider.

Aguers of Maly of Orile Op. for any given antog if on compercular and all those setow pointif entodes, which perdures a digital of locuspoiding to the Leving Ligher pelouty with is the case with one that

represents begin input The his digital of expensions to analog impat.

Vollege gamed to ion terminal of appurment competition to the terminal of appurment competition.

TR - Veg = # Veg

TR + R


Vollege applied to ion. Imminel of and companied from 150


OR - Veg = 6 Veg.

TR + R

May decided is it complexity. For abit ectolulist of competition and 8 bit prouty enough are expensed.

= 10r





Pro 1: Ground.

All volliges are menuely costs-

Pin 2: Tengger:

CC 555 has two comparators. The vollege orvides abridances.

Due to college divider college of noniovening terminal of comparatorizes vec/3.

Inventing input of comparatorizes vec/3.


Inventing input of comparatorizes is comparately colls vec/3. when stragger ifp > vec/3 comparatorizes to proceed to the fire.

Lina Combac It is the compumerately usual of (\$) when pro 4 is grounded, it stops coording of olevice and sikes it off. the 5, costiol vollage input 1. The vollege divides holds vollege of to, input of value Pis 6: threshold: This is the rop-inventing learning of comparetor 1. when the threshold vollege is more than 2/3 vec, comparedot I's ofp goes high. This is given to ver input of Rs - supplies. .: it well the Flf. .: a output his & is poor : old is to be be in the book F/F - det 9 + bign of at plous + loa for theestold > % vce for Tugger < 1/8 Vcc F/F -> Reser 9- 100 0/p er pls 3 -> Lyn Pio 7: Discherge: This pro is competted to collection of discharge was copie huminion Qq. oshers that of is low; Q is high coldered for periodes a past to externel capacitor la discherge Miorgo et. Pis 8: +Va 555 le ces work with any Orymhy vollegé beliées 4.5 V and 16 V.

Breech Balleribedoz. Usra Amy à a Ogum Dave gancelos. Ut is also called Free Runnying MY. RA = = 5KIL RB when the is det a is Lygo ag is in actuation and reporter a gets discharged, while discharging when it becomes less her y ver comparebi 2's 0/p gon ugs. This resets Fly and apposition & & Ngs. The low & makes transition of . The capacition utaits charging through RA & RB. To Ver

while caselled expensive volume measure and esten is control of the opening a good of when set the 4 becomes Egg and 9 becomes become i of or pro is second too. Re there a olumn himmer ad to continuous and e discharges was broklege auon of goin below 1/3 Vac confactor 23 of summer Lift & F/F starts of one for officed women of the Vo 1

555 sc un he Opereted as mor by connecting as enternal register and a capacitax as shown is figure



The Chr Rev Only on white view. esus tugger approbed it proches a public in the output and return back to its steble whate. The director of public depends on the volum of R & C.

The fift is initially slet a Q is high it-

when logger a is approved the cor stell remens emetanged entill lingger peux in greater this 1/3 vic. when it becomes less then you comparation as of gour logge This servet off so a good loss & a do a old on bing becomes Lign. low a meleus liensister (Pd to g). Menu capailor olders chaying theorys R. who vollege across capacita becomes gualter thes 2/3 compaulor 1's of goes was. This ver F/F a a sum Nyo & & becomes low. deeper 94 to ordinaction & capailor swithy dischages to zero. capavia vollege.

I some a cor hange out of Jupany of 2000 was

-h = ott _ = me a oralle us

R. 7.95KR = LOKA.

Clim per bond gars $\frac{P_1}{R_1} = 1.5 \text{ ; } P_1 = 1.5 R_1$

RIP = R ; RR toka

1.5 R1 + R4 1.5 Riz LORAL J.5 P/ R1 = 16.66 kp. = 18KR

P1 = 16.66 kx 1.5

e) wesign a ord order CPF at high outell Jequency

For Beltowar Ryone guis 5 = 1.586

C = 0.01/un JH = LEWZ = STRC Rols. 92842 a mestaka

14 8 1,586 Sy 0.586 y Ris Wen. ; By. 188x 0.586 , 10.558A = ISRU This equily components en R = 18KD, R1= 18KD, B= WED; C. 0.01PG 18KB 18KA 1 Design a CPF Leving outof Jequipmy of 1842 and pan band gers 2.

5) A 6 bit DOC Res slep size of 50 ms. Determine
full Ocale of problege and of Reps. 2-1 = 63.

20115 6 bit Mumber of sleps. 2-1 = 63.

July Ucale of a slep size a Mumber of clops

July Ucale of a slep size a Mumber of clops

= B3x 50 0V

: 3.15V

y Resolution : Play Size x100 = 500 x100

1.587.1.

6) On 8 bit DOC products Vour = 0.05V for a digital expert of 000000001. Find -full Ocale of p. 2 digital expert of 000000001. Find -full Ocale of p. Dear is Vour for so input ocale to?

Octobolo?

Full Ocale of p = Elip Sizer Number of Refy

= 0.05 x 28-1 = 12.75-V

CONTENT BEYOND THE SYLLABUS PCB DESIGN

Intro to PCB Design

Objectives


In this tutorial we'll design a printed circuit board (PCB) in Eagle. This PCB will be an Arduino shield - a board that sandwiches with an Arduino microcontroller to provide extra functionality. The PCB will have a collection of LEDs on it that can be controlled from the arduino.

- Get familiar with the process and vocabulary of PCB design
- Learn how to use Eagle
- Lay a foundation that you can build off of to do more complex PCB design in the future

You can learn more about Arduino shields here: https://learn.sparkfun.com/tutorials/arduino-shields/all

Questions? Email: <u>katelyn.brinker@ieee.org</u> or <u>brinker@iastate.edu</u>






Getting Started

There are many different PCB design softwares, such as the following:

- Eagle
- Altium
- Cadence
- KiCAD
- CircuitMaker


Eagle, KiCAD, and CircuitMaker have free versions. Altium and Cadence are both really powerful and customizable, but this makes them more difficult to learn on. The free version of Eagle is pretty user friendly and straightforward to learn on and provides the functionality we need for the workshop, so that's what we're going to use.

- 1. Download Eagle from the autodesk website: https://www.autodesk.com/products/eagle/free-download
- 2. After you download it, either create an Autodesk account or sign in with yours. After this is complete, Eagle will open in the Control Panel view.




The Control Panel is your home base in Eagle. This is where you can create and access your projects and libraries.

Libraries are files that contain part descriptions: what is the symbol that represents the part and what does the part's physical footprint need to look like.




The footprint is the layout of the pads that the component will be soldered to.




You can make your own libraries or you can download premade libraries. We're going to be using the SparkFun Eagle libraries that are on github.


- Download the SparkFun Eagle libraries from github using this link: <u>https://github.com/sparkfun/SparkFun-Eagle-Libraries</u> Click on "Clone or download" and then select "Download ZIP"
- 4. Extract the library files from the zip file.



We'll include the libraries once we start laying out the schematic. But first, we need to start a "Project" for our board to reside in.


5. In the top menu of the Control Panel select File - New - Project. This will add a new project under the "projects" tab in the Control Panel. Rename the new project whatever you want. In this tutorial it is named "Workshop." The project description for the project you just created should be "Empty Project"






We'll add the schematic and layout to the project so that all the pieces we need for making a PCB are grouped together.


6. Right click on your project in the Control panel then select New - Schematic. A schematic will then be added to your project and will open in a new window.






We're going to add the sparkfun libraries through the library manager before we layout the schematic.


7. From the top menu select "Library" and then click on "Open library manager"




8. Navigate to the "In Use" tab of the Library Manager and then hit the "Browse" button.



9. In the pop up window, browse to where you extracted the SparkFun library files previously. Select all the individual library files and then hit the Open button.




10. In the library manager under the "In Use" tab, scroll down and make sure the SparkFun libraries appear in the list.




Schematic Layout

The schematic is the symbolic description of the PCB. It's analogous to a circuit diagram. It's where we'll indicate the connections between parts and it'll help us when we do the board layout later.


We'll use the tools in the toolbar on the left to build the schematic. The button to add components is boxed in red in the image below. Hovering over this tool brings up the description "Add Part"



- 11. Save your schematic by hitting the save button in the upper left or through File Save
- 12. Click on the Add Part tool. In the Add window that pops up, navigate to SparkFun-Boards, then ARDUINO_UNO_R3_SHIELD, and then select ARDUINO_UNO_R3_SHIELDBASIC. A preview of the schematic symbol and footprint will show in the Add window. Select OK.



13. Place an instance of the Arduino Uno shield symbol in the schematic window by clicking once in the white canvas in the schematic window. Clicking again will place another instance of the symbol. Press the escape button on your keyboard to exit the symbol placement mode. This will bring you back to the Add window. Pressing escape again will close the add window.




To pan the schematic canvas, hold down your mouse's scroll wheel and drag the canvas. To zoom in, roll the scroll wheel away from you. To zoom out, roll the scroll wheel towards you.

You can rotate a symbol by right clicking before you left click to place it in the schematic. You can also right click on the symbol and then select rotate.

14. Place the components in the BOM below in the schematic. The Library column tells you where to find the part in the Add window. Remember that you can right click before placing a component to rotate it. After placing components, you can use the move tool in the left hand toolbar to arrange the symbols nicely.


Bill of Materials (BOM)

Part Name	Library/Folder	Quantity
ARDUINO_UNO_R3_SHEILDBA SIC	SparkFun-Boards -> ARDUINO_UNO_R3_SHIELD	1
RESISTORAXIAL-0.3	Sparkfun-Resistors ->RESISTOR	6
LED5MM	Sparkfun-LED ->LED	6



The resistors will be used to limit the current going into the LEDs. We want to connect each LED to a resistor and to a digital pin on the Arduino through the shield board. The full pinout of the Arduino is shown below. All the pins whose names start with "D" (e.g., D2 or D7) are digital pins.

Arduino Pinout




- 15. Use the Net tool (green L shape button) in the toolbar to connect the symbols according to the suggested connections and suggested schematic below. To use the Net tool, click on the pin of a symbol to start the net and then click on the pin of the component you want to connect to.
- 16. Save your schematic.

Suggested Board Connections

Arduino Shield Pin	Component Connection
D3	R1
D5	R2
D6	R3
D9	R4
D10	R5
D11	R6
GND	All LED cathodes

Suggested Schematic





NOTE: There are many possible ways to layout the schematic (i.e., different pin connections and organizations of symbols). This schematic layout will make laying out the board easy and is therefore suggested.

Board Layout

Now that the schematic is complete, we can start the board layout.

17. To create the board, press the "Generate/switch to board" button in the top menu. Select "Yes" in the pop up warning to create the board from the schematic. A new Board window will open.







The board window will show the footprints of all the components you had in your schematic. The green circles represent copper pads where through hole components will go in the physical board.

The yellow lines connecting components are called airwires and they represent the connections we made in the schematic. In laying out the board, we will replace the airwires with traces.


The black area in the board window is the board area. We can adjust the size and shape of the board area based on what we want to fabricate.




18. Adjust your grid - this is a personal preference. The grid will determine how you can move components. You can choose whether or not to display it.




19. Move the Arduino shield into the board area using the move tool. Once you select the shield with the move tool (click on the plus in the middle of the shield outline) you can right click to rotate the shield before placing it. We're going to let the USB and ethernet ports hang off the edge. Since this will be stacking on top of an arduino, we just need to make sure all of our header pins will be in the board profile.




20. Adjust the board size using the move tool so it fits the profile of the arduino. With the move tool selected, click on an edge of the board and drag it in towards the shield. You can also right click on an edge of the board and select properties. In the properties window you can adjust the position of the edge numerically.




- 21. Place your remaining components inside your board area using the move tool following the suggested layout. Zoom in to see the component designations (e.g., D3 or R1). It's ultimately up to you how you want to place your components but you want to be able to make connections where all the airwires are without crossing connections and you want your connections to be as direct as possible.
 - A. Right click to rotate a component
 - B. Use the mouse scroll wheel to zoom in and out
 - C. Hold down the scroll wheel to pan around your layout
 - D. Hold down the alt key while you move components to move finer increments than your normal grid





The Ratsnest button can be used to clean up airwires. It'll find the most direct connections and adjust for you. The Ratsnest button can be found in the toolbar on the left.


22. Click the Ratsnest button after placing your components in the board area.



Next, we're going to route the board. Routing is the process of placing traces where the airwires are.

The Route Airwire button is located in the left hand toolbar above the Ratsnest button.


23. Select the route button. In the top of the window, adjust the trace settings so that the width is 0.254, the top layer is selected, the walkaround obstacles setting is selected, and the 45 degree bend option is selected.



- 24. Connect R1, R3, and R6 to their arduino pins with the route tool (see example below).
 - a. Click inside a pad to start a trace and end on another pad.
- 25. Connect D6 to R6, D3 to R3, D1 to R1, D5 to R5, D4 to R4, and D2 to R2 with the route tool


You can change trace directions at 45 degree angles. Be sure to keep some distance between the traces and the pins


You can use the ripup tool to the right of the route tool to remove any traces you don't like. You can't use the delete tool to get rid of traces.



- 26. Strategically place the remaining traces. An example full board layout is shown below.
 - a. Try to keep routing as direct as possible
 - b. Don't cross your trace with another
 - c. Avoid routing under components when possible

In the picture below, the different color traces (red and blue) represent traces on different layers of the board and therefore it's okay for them to cross. We're making a 1 layer board so none of our traces should cross.






There should be no more visible airwires when you're done routing.

All the traces we just made will be on the top copper layer of the board. On top of that layer is the soldermask. This is what makes most PCBs green. The white writing on top of the soldermask is called the silkscreen.

Board Layers:





Color	Layer Name	Layer Number	Layer Purpose
	Тор	1	Top layer of copper
	Bottom	16	Bottom layer of copper
	Pads	17	Through-hole pads. Any part of the green circle is exposed copper on <i>both</i> top and bottom sides of the board.
	Vias	18	Vias. Smaller copper-filled drill holes used to route a signal from top to bottom side. These are usually covered over by soldermask. Also indicates copper on both layers.
	Unrouted	19	Airwires. Rubber-band-like lines that show which pads need to be connected.
	Dimension	20	Outline of the board.
	tPlace	21	Silkscreen printed on the top side of the board.
	bPlace	22	Silkscreen printed on the bottom side of the board.
	tOrigins	23	Top origins, which you click to move and manipulate an individual part.
	bOrigins	24	Origins for parts on the bottom side of the board.
// Hatch	tStop	29	Top stopmask. These define where soldermask should <i>not</i> be applied.
\\ Hatch	bStop	30	Absent soldermask on the bottom side of the board.
	Holes	45	Non-conducting (not a via or pad) holes. These are usually drill holes for stand-offs or for special part requirements.
	tDocu	51	Top documentation layer. Just for reference. This might show the outline of a part, or other useful information.

27. Add text on the silkscreen to label your components. Click on the text button. Type in your label. Click okay and then change the layer to 21 tPlace by finding it in the drop down menu at the top of the window before placing your label next to the correct component on the board

Typically we label our components on the silkscreen so we know what components to put where during assembly.


28. Save your board.






Finishing Up


PCB design software has built in checks that you can run to make sure that a PCB manufacturer will be able to make your board. These checks look at things like if your traces are too close to pads or to each other.



29. Check your board design. Hit the ERC button at the bottom left of your toolbar. You might need to hit the down arrow at the bottom of the toolbar to show the other tools. You may see warnings about the LEDs not having values. You can clear these warnings.




30. In the board layout view, in the DRC button next to the ERC button. This will check your layout for errors. Hit "Check" in the pop up window. This will run the default design rule check. PCB manufacturers also have their own DRCs that you can download and then run in your PCB design software.



1. Generate the gerber files. Click on the generate CAM data button. Then click okay.

Gerber files are what we send to PCB manufacturers to make boards. They provide the mechanical description of each board layer.



CAMOutputs/GerberFiles/soldermask_top.gbr CAMOutputs/GerberFiles/soldermask_bottom.gbr CAMOutputs/GerberFiles/solderpaste_top.gbr

CAMOutputs/GerberFiles/silkscreen_top.gbr CAMOutputs/GerberFiles/silkscreen_bottom.gbr

CAMOutputs/DrillFiles/drill_1_16.xln

CAMOutputs/Assembly/workshop.txt

CAMOutputs/GerberFiles/solderpaste_bottom.gbr

CAMOutputs/Assembly/PnP_workshop_front.txt

CAMOutputs/Assembly/PnP_workshop_back.txt

These outputs will be generated based on template_2_layer.cam.

Cancel

Dimension

<Preset_Top>

<Preset_Bottom>

16 Bottom

18 Vias 19 Unrouted

21 tPlace

22 bPlace 25 tNames

26 bNames

<Preset_Standard>

Group

Hole

ayers

<All>

7

.

Α

N

10k

Additional Resources

Making your own Custom components:

There will be times when you can't find a pre-made library for a component that you need. In this case you need to use the datasheet to make it yourself. The following tutorial walks through the steps.

- https://www.autodesk.com/products/eagle/blog/library-basics-part-1-creating-first-package-autodesk-eagle/
- https://learn.adafruit.com/ktowns-ultimate-creating-parts-in-eagle-tutorial/adding-%3Ename-and-%3Evalue-to-your-symbol

Routing on 2 or more layers:

Sometimes, you can't route all of your traces without crossing other traces, which isn't allowed, or making really round about paths. In these cases, you can route on multiple layers (i.e., you can put traces on a top layer and a bottom layer).


You can use vias to change layers.

Check out the following tutorials for more information.

- https://learn.sparkfun.com/tutorials/using-eagle-board-layout
- http://dangerousprototypes.com/blog/2012/07/18/eagle-polygons/

Enhancing your schematic:

Use the name tool to name nets and connect them without running a net wire between them. When you name two nets the same, Eagle will ask you if you want to connect them. This will clean up your schematic and make it easier during layout to understand what you're connecting.



You can also add values to your components in your schematic.

- https://www.autodesk.com/products/eagle/blog/schematic-basics-part-2-nets-and-values/
- https://learn.sparkfun.com/tutorials/using-eagle-schematic/tips-and-tricks

PCB Fabrication

In order to fabricate a PCB, you usually sent it to a fab house. Different fab houses have different requirements you must meet for them to fabricate your board. You can find these requirements on their website. Fab houses are have different costs and production times.

Here are some fab house options:

- https://easyeda.com/
- https://www.sunstone.com/
- https://www.4pcb.com/
- https://oshpark.com/

Additional Design Tutorials and Example Projects:

- https://learn.sparkfun.com/tutorials/designing-pcbs-advanced-smd
- https://learn.sparkfun.com/tutorials/arduino-shields
- https://circuitdigest.com/diy-pcb-projects